

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

特開平8-125066

(43) 公牘日 甲辰年夏(1996)5月12日

1811 Oct 21.

NOV 22 1968

31/30

日期記号 丙寅年九月廿九

F 1

民族乐器简史

4 6931-41

MOUL 22/12

電気炉ス 水炉ス ガス炉の如き ED (エド) 100-100

(11) 出版社

算术是 6-2-3-1-5-7-9

《文》卷四

5865 61-204

“11”號碼人 000003333

本草綱目

嘉禾縣教育局

(11) 久明宮 八木

東京地方法院

大日本印刷株式会社

### (72) 先明書 附田 道

東京新宿区市谷庄

大日本印刷株式会社


(14) 代理人 牙醫士 小西 万美

(5) [免震のため] 加速度止型半ばね装置とそれに用いられるリードフレーム。及び加速度止型半ばね装置の組成部。

(87) (四九)

**(目的)** 更なる省面対止型半導体部品の高機能化、本質簡化が求められている中、本製品は部品パッケージサイズにおけるチップの占水面を上げ、半導体部品の小型化に対応させ、同時に従来のTSOP等の小型パッケージに類似であった更なる多ピン化を実現した省面対止型半導体部品を開発する。

〔次回〕 中導体電子の電子網の間に、半導体電子の電子網と電気的に接続するための内部電子網と、半導体電子の電子網の網面へ電極として外基へと向く内部電極への接続のための内部電子網と、段差内部電子網と外側電子網とを遮断する田波リード部とを一本とした位置のリード部とを、地盤接觸部を介して、固定して設けており、且つ、田波基板等への高強度のための半田からなるガラス電極を前記構造の各リードの内側電子網に直接させ、少なくとも前記半田からなるガラス電極の一部に前記部より外基に露出させて設けている。



{四庫全書}

(は次及) キチは玉子の石子の正に、こよはま子の双子と共ににはめ下さるたる内臣双子正と、キチは玉子の双子正へ還交してたるへと向く内臣四郎への作成のための外臣双子正と、内記内臣双子正とおはな子正とを連結するは成リード正とモ一體としたリード正を複数回、片ははおはな子を介して、比較してなげており。且つ、回転基底正への実文のためキ田からなるおはな子正を飛花月歌のをリードのためおはな子正に置きさせ、少なくとも内記キ田からなるおはな子正の一部にはおはな子正より九郎に露出させてなげていらことを特徴とするとおはな子正は多様である。

〔次回2〕 「次回」において、キム林良子の口子は半ば林良子の口子の一方の辺の端を中心部以上にそって配置されており、リード部は彼女の口子を模じように行内し向2-1の辺にはいきかけられていることを内側とする側面付近部半導体部。

(は次項3) 本部は電子の電子と二重的に仕切らうた  
うの内訳は子供と、内訳区间とを区切らうための内訳は子  
供と、内訳区间とを区切らうための内訳は子供と、内訳區  
間と、内訳区间とを区切らうための内訳は子供とを達成するに於け  
リード部とを一体とし、内訳は子供を、内訳リード部を  
介して、リードフレーム面から區切る一方側面に突出  
させ、対向し先端部同士で達成は子供を介して区切る一方  
の内訳は子供をなすだけており、且つ、名内訳は子供の  
子供で、はくリード部と達成し、一端として全体を運用  
する外訳部を設けていることを特出とするリードフレー  
ム。

(次次項4) 本者は電子の電子網の上に、本者は電子  
の電子と電気的に接続するための内部電子網と、本者は  
電子の電子網の面へ固定して内部へと向く内部固定部への  
取のための外部固定部と、前記内部電子網と内部電子  
網とを接続するは成リード部と一組とした複数のリー  
ド部とし、内部固定部を介して、固定しておいてお  
・且つ、内部固定部への実装のための半田からなる内  
部電子網を前記複数のリード部の内部電子網に重ねさせ、  
なくとも前記半田からなる内部電子網の一端は外部部より  
外部部に露出させておいて、内部固定部は内部電子網の  
二方端であって、少なくとも、(A) エッティング加工  
で、半導体電子の電子と電気的に接続するための内部  
電子網と、内部固定部と接続するための外部電子網と、以  
前記内部電子網と内部電子網とを接続するは成リード部と  
一組とし、又外部に電子網を、は成リード部を介して、  
ドフレーム面から裏反すう一方に面に突出させ、ガ  
ル先端部同士で適度に重ね重ねを介して裏反すう一方の内部  
部を接続させており、且つ、各内部電子網の内部で、  
リード部と接続し、一組として全体を構成するため  
ておいて、複数のリードフレームを作製する工法、(B)  
リードフレームの内部電子網と接続しない面(裏面)に  
片を抜け、片ちはを成型により、内側する内部電子  
網を接続する基板部と該接合部に沿うる部分を

けられた足跡などを見れば、リードフレームの内にさ  
かれた電気がエビネキテの電子回路にくちようにして、  
おどり音を出して、リードフレーム全体をエビネキテへ  
伝達する工具。(C) リードフレームのかわ民もむじ不  
良の部分を爪はさまを泡によりぬけてうごき。

(D) 本道休憩所の子田と、切替されて、これは多テ  
へ后退された内蔵は子供の先駆者とモワイヤボンディン  
グしたはに、階段によりテ更第テ駆逐のみを左方に駆出  
コアテやはを打止する工作。 (E) 駆除されに打出した  
内蔵子駆逐に本田からならうか駆逐を打止する工作。  
をもさひことを内田とする所が打止本道口駆逐の點を  
在。

## (見物の甘いな技術)

100011

【実戦上の効用分野】本発明は、半導体電子を用いた半導体装置の構成部品（プラスチックパッケージ）に適用し、特に、スピア位置を向上させ、更に、ダビング化によってそれを確実かつその精度万能にする。

(0002)

従来の仕様) 近年、半導体製造は、高集成化、小型化技術の進歩と電子機器の高性能化と電荷量小量化の要向(向)から、LSIのASICに代表されるように、TTLまで互換化、高集成化になってきている。これに伴い、リードフレームを用いた封止型の半導体部品プラックパッケージにおいても、その既存のトレンド SOJ (Small Outline-J-Lead Package) やQFP (Quad Flat Pack) のような既存形状のパッケージを除く、TSOP (Thin Small Outline Package) の既存によろしく互換性を主軸としたパッケージの小型化へ、さらにはパッケージ内部の3次元によるチップ取付け構造向上を目的としたLOC (Lead On Chip) の開発へと進展してきた。しかしながら封止型半導体部品パッケージには、高集成化、高機能化とともに、更に一層の多ピン化、薄型化、小ロットの求められており、上記既存のパッケージにおいてもチップ部分のリードの引き回しがあるため、パッケージ固化に難渋が見えてきた。また、TSOP等のパッケージにおいては、リードの引き回し、ピンピン多ピン化に対しても難渋が見えてきた。

०३१

が解決しようとする試み) 上記のように、更なる  
・小型化と低電圧の高電圧化、多機能化が求められ  
・新規対応型半導体部品パッケージの一層の多ビ  
用化、小型化が求められている。本発明は、こ  
な状況のじと、半導体部品パッケージサイズにお  
いての占率を上げ、半導体部品の小型化に付随  
する基板への実装面積を拡張できる、なら、回路  
の実装密度を向上させることができる対応型半  
導体部品を解決しようとするものである。また、本

に従事のT S O P等の小形パッケージに搭載であった異なる多ピン化を実現しようとするものである。

#### [0004]

【構造を改良するための手段】本発明の部品封止装置基盤面は、半導体電子の電子部の面に、半導体電子の電子部と電気的に接続するための内部電子部と、半導体電子の電子部の面へ直交して内部へと向く外部回路への接続のための外部電子部と、前記内部電子部と外部電子部とを直結する接続リード部とを一体とした形状のリード部とを、前述は電路層を介して、密着して貼り付けており、且つ、回路基板面への実装のための半田からなる力矩を基板を回路基板の各リードの内側電子部に施すさせ、少なくとも前記半田からなる外側電極の一端は該力矩より内部に突出させて貼り付けていることを特徴とするものである。尚、上記において、内部電子部と外部電子部とを一体とした形状のリード部の配列を半導体電子の電子部面上に二次元的に配列し、外部電路部をキヤボルにて貼りすることによりBCA(Ball Grid Array)タイプの部品封止装置は構成することとしてある。

[0005] そして、上記において、半導体電子の電子部は半導体電子の電子部の一対の辺の辺中心部線上にそって配置されており、リード部は該部の電子部を抜むように対向し前記一対の辺に沿い抜けられていることを特徴とするものである。また、本発明のリードフレームは、部品封止装置は本実用のリードフレームであって、半導体電子の電子部と電気的に接続するための内部電子部と、外部回路と接続するための外部電子部と、前記内部電子部と外部電子部とを直結する接続リード部とモータとし、該部は電子部を、接続リード部を介して、リードフレーム面から直交する一方方向に突出させ、前記半田で該部を介して接続する一対の内部電子部を直接抜けており、且つ、各外部電子部の外側で、前記リード部と直角し、一端として全てを接続するため部を抜けていることを特徴とするものである。尚、上記リードフレームにおいて、内部電子部と外部電子部とそれを接続する接続リード部とモータとした組みを接続リードフレーム部に二次元的に配列して構成することによりBCA(Ball Grid Array)タイプの部品封止装置は構成することとしてある。

[0006] 本発明の部品封止装置半導体装置の製造方法は、半導体電子の電子部の電子部の面に、半導体電子の電子部と電気的に接続するための内部電子部と、半導体電子の電子部の面へ直交して内部へと向く外部回路への接続のための外部電子部と、前記内部電子部と外部電子部とを直結する接続リード部とモータとした形状のリード部とを、接続リード部を介して、固定して貼り付けており、且つ、回路基板等への実装のための半田からなる外側電極部を前記万数の各リードの内側電子部にワロカーリングして

R部からなる半田の一部に電荷をもたらす間に自己遮蔽しているため内側電子部は外側電子部の力を及ぼさない、少なくとも、(A)エッチング加工にて、エポキシ電子の電子部と電気的に接続するための内部電子部と、外部回路と接続するための外部電子部と、前記内部電子部と前記外部電子部とを直結する方のリード部とモータとし、該部は電子部を、前記リード部を介して、リードフレーム面から直交する一方方向に突出させ、前記半田で該部を介して接続する一対の内部電子部を接着させており、且つ、各部は電子部の力矩で、該部リード部と直角し、一端として全てを接続するため部を抜けているリードフレームを作成する工程、(B)前記リードフレームの内部電子部を削除しない基(B部)に前記部を貼り、前記部を全面により、前記半田で該部を接続する内部電子部と外部電子部に対応する位置に設けられた範囲とを前記部とリードフレームの打ち抜かれた部分が半導体電子の電子部にくらようにして、前記部を介して、リードフレーム全体をモニタは電子部へ貼りする工程、(C)リードフレームの内側部を含む不要の部分を打ち抜き全面により切削削除する工程、(D)半導体電子の電子部と、切削されて、半導体電子部へは貼された内部電子部の先端部とをワイヤボンディングした後に、前記により前記部を電子部のみを外側に露出させて全面を封止する工程、(E)前記外側に露出した外部電子部面に半田からなる外側電極部を接続する工程、とを含むことを特徴とするものである。

#### [0007]

【作用】本発明の部品封止装置半導体装置は、上記のような構成にすることにより、半導体装置パッケージサイズにおけるチップの占有率を上げ、半導体装置の小型化に対応できるものとしている。即ち、半導体装置の回路基板への実装性は確保し、回路基板への実装密度の向上を可能としている。加えて、内部電子部、外部電子部とモータとした形状のリード部を半導体電子部に接続する部を介して固定し、前記外部電子部に半田からなる外側電極部を接続させていることより、装置の小型化を達成している。そして、上記半田からなる外側電極部を、半導体電子部には平行な面で二次元的に配列することにより、半導体装置の多ピン化を可能としている。半田からなる外側電極部を半田ボルトとし、二次元的に外側電極部を配列した場合にはBCAタイプとなり、半導体装置の多ピン化に対応できる。また、上記において、半導体電子の電子部が半導体電子の電子部の一対の辺の辺中心部線上にそって配置され、リード部は複数の電子部を抜むように対向し前記一対の辺に沿い抜けられており、簡単な構造とし、堅牢性に優れた構造としている。本発明のリードフレームは、上記のような構成にすることにより、上記部品封止装置半導体装置の回路を可能とするものであるが、通常のリードフレームと異なりエッチ

とがでても、本実用新型は内部電子部には2種の形状または、上記リードフレームを用いて、リードフレームの内部電子部側でない面（底面）に捻りを付け、175度を全型により、内向する内部電子部端子を内側に捻り直す複数部に対する位置に沿けられた捻りとをもつて、リードフレームの片ちはかれた部分が半導体電子の端子部にくらようにして、前記位置を介して、リードフレーム全体をせばね子へ貼りし、リードフレームの外ね部をさび不多の部分を行き渡りをさせることにより、内部電子部と外部電子部を一體とした組みモチキ半導体面上に貼りした。本発明の、半導体電子部の小型化が可能とな、且つ、多ピン化が可能な複数引出型半導体装置の作成を可能としている。

## 【0008】

【実施例】本発明の複数引出型半導体装置の実施例を以下、図にそって説明する。図1(a)は本実用新型複数引出型半導体装置の断面構造図であり、図1(b)は実施例の断面図である。図1中、100は複数引出型半導体装置、101はせばね子部、102はリード部、102Aは内部電子部、102Bは外部電子部、102Cは内側リード部、101Aは双子部（ハッド部）、103はワイヤ、104は捻り直し部、105は複数部、106は半田（ペースト）からなる内部電子部である。本実用新型複数引出型半導体装置は、前述するリードフレームを用いたもので、内部電子部102A、外部電子部102Bを一體とした平面型のリード部102を多段半導体電子103上にねじり替り104を介して貼りし、且つ、内部電子部102B先に半田からなる内側電子部を捻り部105より外側へ突出させて貼りた。パッケージ部が半導体電子部の面に相当する複数引出型半導体装置であつて、回路基板へ貼りされる際には、半田（ペースト）を塗布、固化して、外部電子部102Bが内側電子部と同時に固定される。本実用新型複数引出型半導体装置は、図1(b)に示すように、半導体電子部101の双子部（ハッド部）101Aは半導体電子部の中心部はしほとみられして2回づつ、中心部に沿って配置されており、リード部102も、内部電子部102Aが外部電子部（ハッド部）に貼った位置に半導体電子部101の面の内側に中心部を読み対向するように配置されている。外部電子部102Bは内部電子部102Aから内側リード部102Cを介して離れて位置し、ほぼ半導体電子部の断面までに離れた位置でせばね子部に固定する方向に、内側リード部102CがL字型に曲がり、外部電子部102Bはその先に位置し、半導体電子部の面に平行な直方向で一次元的配列をしている。即ち、中心部を読み2列の内部電子部102Bの配列を設けている。そして、8かね子部に連結させ、半田（ペースト）からなる内側電子部101を複数部105より外側に突出させて貼りしている。

1. 摘り直し部104としては、100mm長のポリイド系の熱可塑性樹脂HM122C（日立化成社製）

と同様に用いたが、既に、シリコンエラストマー（TA1715（日本ヘーキタイト株式会社）や熱可塑性樹脂PHC5200（日立化成株式会社製）等が使用される。上記実施例では、半田ペーストからなる内側電子部であるが、この部分は半田ボールに代えてしまい、同、本実用新型複数引出型半導体装置は、上記のように、パッケージ部がせばね子部電子部の正面に貼りする、面積的に小型化されたパッケージであるが、左右方向についてし、41.0mm以下にすることができる。又少し内側に離れて貼りしものである。本実施例においては内側電子部、半導体電子部の双子部（ハッド部）にない2列に貼りしたが、半導体電子部の電子の位置を二次元的に配置し、内部電子部と外部電子部との一体となった組みを複数、半導体電子部の電子部正面に二次元的に配置しては離すことにより、半導体電子部の、一層の多ピン化に十分がである。

【0009】次いで、本発明のリードフレームの実施例を述べ、既にしとづいて説明する。本実用新型リードフレームは、上記実施例半導体装置に用いられたものである。図2は実施例リードフレームの平面図を示すもので、図2中、200はリードフレーム、201は内部電子部、202は外部電子部、203は内側リード部、204は複数部、205は内側部である。リードフレームは428金（Ni42%のFe合金）からなり、リードフレームの厚さは、内部電子部のある周辺部で0.05mm、外部電子部のある周辺部で0.2mmである。内部電子部の外側の先端部端子を複数する複数部205も周囲（0.05mm厚）に形成されており、前述する半導体装置を内側する際の打ち込み部を成型にて打ち込むらしい構造となっている。本実施例では外部電子部202は丸柱であるが、これに規定はされない。また、リードフレーム本体として428金を用いたがこれに規定されない、既に最もでも良い。

【0010】次に、上記実施例リードフレームの加工方法を用いて以下に説明する。即ち、本実施例リードフレームを前述した工程を示したものである。まず、428金（Ni42%のFe合金）からなる、厚さ0.2mmのリードフレーム素材300を切削し、既に断面を複数部を行い既に成形処理した（図2(a)）は、リードフレーム上に300の断面に曝光用のレジスト301を塗布し、乾燥した。（図2(b)）。

次いで、リードフレーム本体300の断面から所定のパターンを用いてレジストの所定の部分のみに曝光を行った後、露骨処理し、レジストバターン301Aを形成した。（図2(c)）。

再露骨とてしは東京応用科学会社製のニガ酸性はレジスト（PMERレジスト）を使用した。次いで、レジストバターン301Aを耐酸性は露骨として、57°C、48ボーメのセミヌード水溶液にて、リードフレーム本体300の断面からスプレイエッティングして、内側部は

の平底区から2に示すとリードフレームを接着した  
(図3(c))。図2(b)のは、図2(a)-A2における平底区である。このは、レジストを接着したは、

洗浄処理をなしたは、所定の区所(内部電子部品を含む構成)のみに金メッキ実現を行った。(図3(e))

同、上記リードフレームの製造工程においては、図2  
(b)に示すように、平坦部と底面部を形成するため、

内部電子部品底面からのエッチング(底面)を多く行い、反対面からは少なめにエッチング(底面)を行つた。

また、セメントに代え、金メッキやバラジウムメッキでも良い。上記のリードフレームの切端方法は、1ヶ

の半端は欠落を防ぐために必要なリードフレーム1ヶの切端方法であるが、通常は生産性の面から、リードフレーム本体をエッチング加工する様、図2に示すリードフレームを被覆層面付けした状態で取扱し、上記の工程を行う。この場合は、図2に示す内筒205の一端に固定するため(図示していない)リードフレームの外側に設けて止め付けるとする。

[0011] 次に、上記のようにして作製されたリードフレームを用いた。本発明の底面封止型半導体装置の製造方法の実施例を図にそって説明する。図4は、本実施例の底面封止型半導体装置の構造を示すものである。

図3に示すようにして作製されたリードフレーム400の内部電子部402底面(底面)と対向する裏面に、

ポリイミド系熱硬化型の絶縁接着材(テープ)401(BJ立化成株式会社製、HM122C)を、400°C、6kg/m<sup>2</sup>で1.0kg充填して貼りつけた(図4(e))。この状態の平面図を図5に示す。このは刀

ち止め金型405A、405Bにて(図4(b))、外

筒する内部電子部の先端部を遮断する還元炉403と、

その部分の絶縁接着材(テープ)401とともにちはいた。(図4(c))

次いで、カナヘチ止めおよび圧着用工具406A、406Bを用い、内部電子部402を含む不溶の部分を切り離す(図4(d))と共に、圧着工具404を介して半導体電子部407上にリード部408の底面等を行つた。(図4(e))

同、この図4(d)に示す、刀形リードと連結してリードフレーム全体を支えているカナヘチ204を含む不溶の部分を切り離しは、底面封止した状に行つても良い。こ

の場合には、通常の底面リードフレームを用いたQFPパッケージ等のようにダムバー(図示していない)を設けると良い。リード部410を半導体電子部411へ圧着した後、ワイヤー414により、半導体電子の端子(パッド)411Aとリード部410の内部電子部410Aとを電気的に接続した。(図4(f))

その後、所定の金型を用い、エボニシの底面415でリード部410の内部電子部410Bのみを露出させ

て、全体を封止した。(図4(g))

ここでは、専用の金型(図示していない)を用いたが、

既存の金型(内部電子部)を用いて底面封止を行ふことは可能としない。ないで、既出されている内部電子部410B上に半田ペーストをスクリーン印刷により塗布し、半田(ペースト)からなるカナヘチ416を用ひ、本発明の底面封止型半導体装置を作製した。(図4(h))

同、半田からなるカナヘチ416の位置に、スクリーン印刷に規定されるものではなく、リフロー等にボッティング等でも、回路基板と半導体装置との接続に適当な位置の半田が残らなければ良い。

#### [0012]

(発明の効果) 本発明は、上記のよう、異なる制御封止型半導体装置の高集成化、高機能化が求められる段階のものと、半導体装置パッケージサイズにおけるチップの占有面を上げ、半導体装置の小型化に対応させ、回路基板への実装面積を縮減できる。即ち、回路基板への実装面積を向上させることができる半導体装置を実現としたものであり。同時に従来のTSOP等の小型パッケージに因襲であった更なる多ピン化を実現した底面封止型半導体装置の技術を可能としたものである。

#### [図面の簡単な説明]

(図1) 天板側の底面封入型半導体装置の底面及び裏面図

(図2) 天板側のリードフレームの平面図

(図3) 天板側のリードフレームの製造工程

(図4) 天板側の底面封止型半導体装置の製造工程

(図5) 天板側のリードフレームに絶縁接着材を貼り付ける平面図


#### [符号の説明]

100	底面封止型半導体装置
101	半導体電子
101A	電子部(パンド部)
102	リード部
102A	内部電子部
102B	外部電子部
102C	接着リード部
103	ワイヤ
104	絶縁接着材
105	被覆部
106	半田(ペースト)からなるカナ
200	リードフレーム
201	内部電子部
202	外部電子部
203	接着リード部
204	被覆部
205	カナヘチ
300	リードフレーム本体
301	レジスト
400	...


303A 内部電子部  
 303B 外部電子部  
 304 運行部  
 305 变频器  
 306 外壳部  
 400 リードフレーム  
 401 被记录材料(テープ)  
 402 外部電子部  
 403 送り部

405A, 405E 115回路  
 406A, 406B 116回路  
 410 リード部  
 410A 内部電子部  
 410B 外部電子部  
 410C 集电极リード部  
 411 本体作業子  
 411A ワイター  
 415 ベル


(図1)




(図2)




三三



( B 4 )



(E.S.)



## Japanese Patent Laid-Open Publication No. Heisei 8-125066

## (TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame  
5 Used Therein, and Fabrication Method for the Resin  
Encapsulated Semiconductor Device

## (CLAIMS)

1. A resin encapsulated semiconductor device  
10 comprising:

a semiconductor chip;  
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the  
15 leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulation.

5        2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip,  
10      and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15        3. A lead frame comprising:  
            a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;  
20                      each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame  
25

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15        4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit.

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow  
5 the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

- (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner  
10 terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and  
15 outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner  
lead portions of the leads being arranged in pair in such a  
20 fashion that the leads of each lead pair have facing tips,  
respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the  
25 connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,  
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead  
10 frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching  
15 dies, thereby removing the cut-off portions;

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface  
20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

## (DETAILED DESCRIPTION OF THE INVENTION)

## (FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

## 10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Thin 25 Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there  
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a  
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.  
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with  
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT MATTERS)

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be 5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the 10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded  
5 in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect  
10 the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the  
15 entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a  
20 two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a  
25 semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead 10 portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 15 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 20 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 25 of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and  
5 (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(FUNCTIONS)

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention  
10 can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the  
15 circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor  
20 chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device  
25 by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of  
the inner lead portions to each other along with portions  
of the insulating layer respectively arranged at regions  
corresponding to the connecting portions by use of punching  
dies, aligning the punched portions of the lead frame with  
the terminals of the semiconductor chip, and mounting the  
entire portion of the lead frame on the semiconductor chip  
by the adhesive interposed therebetween, and cutting off  
unnecessary portions of the lead frame including the outer  
frame portion by use of punching dies, thereby removing the  
cut-off portions. Thus, a plurality of leads each  
including an inner terminal portion and an outer terminal  
portion integral with each other are mounted on a  
semiconductor chip. Accordingly, the present invention  
makes it possible to achieve a miniaturization of  
semiconductor devices. In accordance with the present  
invention, it is also possible to fabricate a resin  
encapsulated semiconductor device having an increased  
number of pins.

20

## (EMBODIMENTS)

Hereinafter, embodiments of the present invention  
associated with resin encapsulated semiconductor devices  
will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 10 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 15 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 20 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 25 semiconductor device is mounted on a circuit board, the

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts 5 (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is 10 interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of 15 the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane 20 parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of 25 solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to  
5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the  
10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the  
15 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in  
20 the fabrication of the semiconductor device, as described  
25

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m<sup>2</sup> for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).  
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion  
10 of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in  
15 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the  
20 semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which 5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the 10 resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow 15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated 25 semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.